smr101 preliminary information 1 (see last page) ? summit microelectronics, inc. 2006 ? 757 north mary avenue ? sunnyvale ca 94085 ? phone 408 523-1000 ? fax 408 523-1266 http://www.summitmicro.com 2099 2.4 7/20/2010 1 ? two programmable reset outputs, soft_rst# and hard_rst# ? de-bounced push-button reset input with a programmable delay up to 40 seconds prior to reset assertion ? 8 programmable settings for both soft_rst# and hard_rst# delay ? programmable voltage monitor with 8 voltage settings to trigger soft_rst# output ? programmable reset output duration from 1- 200ms ? built-in 15us voltage glit ch filtering and input ?de-bouncing? ? 6 ball ultra csp tm (chip-scale) package ? 8 lead soic package applications ? pdas, handheld pcs, cameras, camcorders ? handheld gps equipment ? satellite and cable-tv set-top box the smr101 is a programmable reset controller especially designed for embedded consumer electronics. the device provi des dual outputs that can be used to implement ?soft? and ?hard? system resets. both resets can be triggered by an external reset input, and an internal voltage monitor can trigger the soft reset. typically a ?soft? reset applies to volatile registers in an embedded controller while a hard reset is equivalent to a full power cycle without the associated power-up delays. the smr101 receives an external push-button input using an internal programmable de- bounced timer. the push button input hold down time is programmable up to 40 seconds with an internal on-chip timer. a ?short? hold down time (0.125-10 sec) asserts the soft_rst# pin while a long hold down time (0.5- 40 sec) asserts the hard_rst# pin. both reset outputs have programmable output durations from 1- 200ms. additionally, voltage monitoring is provided via a programmable threshold detector (2.30v ? 4.50v) on the vdd pin. this vo ltage detector asserts the soft_rst# pin for the same 1-200ms output duration as above. a 15us glitch filter avoids nuisance tripping that can result in unnecessary system resets. the smr101 is factory programmed, to default values; however, multiplexed programming pins are also provided for in-system programming for prototype purposes. filt_cap trim_c ap smr101 3.3v 2.7v _ 5.5v gnd vdd prog reset_in# hard_rst# soft_rst# 0.1 f p manual reset switch figure 1 ? applications schematic using the smr101 to supervise an embedded controller. as shown, the smr101 implements a two-level reset function including external manual input. simplified applications drawing features & applications introduction
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 2 figure 2 ? smr101 operation and timing diagram. the smr101 is a programmable reset controller that monitors the power supply in p and digital systems for under voltage conditions the integrated feature set provides excellent circuit reliability and low cost by eliminating external components while the programmable settings allow ?on the fly? adjustments necessary for modern control techniques. the device performs several f unctions: it first asserts a ?soft? reset signal whenever the vdd supply voltage declines below a preset threshold, keeping it asserted for a programmable time period after vdd has risen above the reset threshold. the part also provides a push button input with two programmable delays for hierarchical manual system reset. the open-drain soft_rst# and hard_rst# outputs have on-chip 100k pull-up resistors and do not require external pull-up resistors unless more drive current is needed (see figure 3). the soft_rst# comparator is designed to ignore fast transients on vdd, and the output is guarant eed to be in the correct logic state for vdd down to 1v. low supply current makes the smr101 ideal for use in portable equipment. the reset_in# input includes a programmable hold-down delay timer for use with a push button switch for consumer equipment such as set-top boxes and pcs. a microprocessor?s (p?s) reset input starts the p in a known state. the smr101 asserts a soft_rst# to prevent code execution errors during power-up, power-down, or undervoltage (uv) conditions whenever the vdd supply voltage declines below a programmed limit (v mon ). there are 8 programmable voltage settings to trigger the soft_rst# output. soft_rst# stays asserted for a programmable period after vdd has risen above the reset threshold. the soft_rst# signal is also asserted whenever the reset_in# input is asserted for a programmed delay. there are 8 programmable timing settings (t reset_sr ) to trigger soft_rst# output. the hard_rst# signal is also asserted whenever the reset_in# input is asserted for a separate programmed delay. there are 8 programmable timing settings (t reset_hr ) to trigger the hard_rst# output. it is recommended that the soft reset time be of a shorter duration than that of the hard_rst#. in addition to issuing a reset to the p during power- up, power-down, and brow nout conditions, the smr101 is immune to short-duration vdd transients (glitches) due to an internal glitch filter. a external 0.1f bypass capacitor mounted as close as possible to the vdd pin provides additional transient immunity. since the soft_rst# and hard_rst# outputs are open drain, the device interfac es easily with ps that have bidirectional-reset pins. connecting the soft_rst# output directly to the p?s reset pin allows either the p or the smr101 to assert a reset. . general description vdd hard_rst# soft_rst# reset_in# push-button input t reset t reset_hr t reset vmon t glitch push-button released t reset push-button engaged push-button engaged push-button released t reset t reset_sr t reset_sr
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 3 8 khz ring oscillator, +/-10% accurate programmable delay generator/ logic z z z up count msb z programmable hold-down time, 0.125 to 40 sec vdd gnd user reset pushbutton z - + z vref glitch filter z reset input z z z z z z z z reset _in# hard_rst# soft_rst# 2.7v_5.5v soft_rst at 2.30v-4.5v 100k z 100k z 100k z z prog z programmable duration reset output z z 2 figure 3 ? smr101 internal block diagram. pushbutton input delay (second s) voltage monitor threshold (v ) reset timeout period (ms) register value hard_rst# register value soft_rst# register value voltage register value time 000 0.5 000 0.125 000 4.50 00 1 001 1 001 0.25 001 4.25 01 25 010 2 010 0.5 010 2.97 10 100 011 4 011 1 011 2.81 11 200 100 8 100 2 100 2.70 101 16 101 4 101 2.55 110 32 110 8 110 2.43 111 40 111 10 111 2.30 figure 4 ? smr101 register maps. the smr101 is user programmable using the smx3199 programmer and the smr101 windows gui. internal block diagram
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 4 pin descriptions package and pin configuration reset_in# vdd hard_rst # gnd prog a1 a2 b1 b2 c1 c2 soft_rst# 1 2 4 3 8 7 5 6 prog nc r eset_in# gnd vdd nc soft_rst# hard_rst# csp ball number soic lead number pin type pin name pin description a1 1 i prog high voltage programming pin. connected to ground during normal operation. a2 8 pwr vdd positive supply voltage. b1 4 pwr gnd ground pin. b2 5 o hard_rst# open drain active low hard reset out indicator. internally connected to vdd through a 100k resistor. c1 3 i reset_in# de-bounced push button switch input. internally connected to vdd through a 100k resistor. also used as the data input programming pin. c2 6 o soft_rst# open drain active low soft reset out indicator. internally connected to vdd through a 100k resistor. na 2,7 nc nc no connect 6 ball ultra csp tm bottom view 8 lead soic top view package and pin configuration
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 5 temperature un der bias .......................-55 c to +125 c storage temper ature.............................-65 c to +125 c terminal voltage with respect to gnd: v dd ???????????...?.-0.3v to +6.0v prog, reset_in#.................... -0.3v to +16.0v all others .......................................... vdd + 0.7v output short circ uit current .....................100ma reflow solder temp erature (30 secs) ....................260 c esd rating per jedec???????????...2000v latch-up testing per jedec???? ... ?......?100ma note - the device is not guarant eed to function outside its operating rating. stresses listed under absolute maximum ratings may cause permanent damage to the device. these are stress ratings only and functional operation of the device at these or any other conditions outside those listed in the operational sections of the specification is not implied. exposure to any absolute maximum rating for extended periods may affect device performance and reliability. devices are esd sensitive. handling precautions are recommended. temperature range (commercial). ???.0 c to +70 c supply voltage 1 ????????????..3.3v +/-10% note 1 ? the device can operate over a supply range of 2.7v to 5.5v. package thermal resistance ( ja ) 8 lead soic.???????.???.????.?23 o c/w 6 ball ultra csp ? ...?????????.???tbd o c/w moisture classification level 1 (msl 1) per j-std- 020 reliability characteristics data retention ??????...?????..?..100 years endurance???????...??. ???.100,000 cycles (over recommended operating conditions, unless otherwise noted. all voltages are relative to gnd.) symbol parameter notes min. typ. max unit v dd supply voltage range 2.7 3.3 5.5 v vdd = 3.3v, no reset in progress. 40 50 i dd power supply current vdd = 5.5v, no reset in progress. 55 65 p a t glitch glitch filter time 15 18 p s v ih input high voltage vdd = 3.3v 0.9xvd d vdd v v il input low voltage vdd = 3.3v 0.1xvdd v v ol open drain outputs (hard_rst#, soft_rst#) isink = 1ma 0 0.4 v i ol output low current 0 1.0 ma 4.41 4.5 4.59 v 4.16 4.25 4.34 v 2.91 2.97 3.03 v 2.75 2.81 2.87 v 2.64 2.7 2.76 v 2.5 2.55 2.6 v 2.38 2.43 2.48 v v mon voltage monitor threshold 1 programmed default = 2.97v 2.25 2.3 2.35 v note 1 - voltage monitor threshold accuracies are relative to factory programmed setting; deviation from this setting can resul t in errors exceeding those stated above. dc operating characteristics absolute maximum ratings recommended operation conditions
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 6 (over recommended operating conditions, unless otherwise noted. all voltages are relative to gnd.) symbol parameter notes min. typ. max unit 0.80 1 1.20 ms 20 25 30 ms 80 100 120 ms t reset reset output timeout period programmed default = 100ms 160 200 240 ms 0.10 0.125 0.15 s 0.20 0.25 0.30 s 0.40 0.5 0.60 s 0.80 1 1.20 s 1.60 2 2.40 s 3.20 4 4.80 s 6.40 8 9.60 s t reset_sr programmable reset hold- down delay times (soft reset) programmed default = 0.25s 8 10 12 s 0.40 0.5 0.60 s 0.80 1 1.20 s 1.60 2 2.40 s 3.20 4 4.80 s 6.40 8 9.60 s 12.80 16 19.20 s 25.60 32 38.40 s t reset_hr programmable reset hold- down delay times (hard reset) programmed default = 4s 32 40 48 s ac operating characteristics
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 7 8 lead soic package .05 (1.27) typ. 1 8 pin soic 0.150 - 0.157 (3.80 - 4.00) 0.189 - 0.196 (4.80 - 5.00) 0.053 - 0.069 (1.35 - 1.75) 0.013 - 0.020 (0.33 - 0.51) 0.004 - 0.010 (0.10 - 0.25) 0.016 - 0.050 (0.40 - 1.27) 45 o 0.010 - 0.020 (0.25 - 0.50) 0.228 - 0.244 (5.80 - 6.20) ref. jedec ms-012 inches (millimeters) package outline
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 8 6 ball ultra csp tm ? chip scale package package outline (continued) c1 a1 b1 c2 a2 b2 top view bottom view 1.76 +/- 0.04 1.15 +/- 0.04 notes: 1) all dimensions in [mm] 2) drawing not to scale 0.5 (typical) side view 0.31 +/- 0.02 0.559 +/- 0.03 0.24 +/- 0.02 0.5 (typical)
smr101 preliminary information summit microelectronics, inc 2099 2.4 7/20/2010 9 summit smr101s l ayyww pin 1 annn summit part number date code (yyww) part number suffix (contains customer specific ordering requirements) lot tracking code (summit use) drawing not to scale ss status tracking code (01, 02,...) (summit use) product tracking code (summit use) 100% sn, rohs compliant 101 v ss xxa yww ball a1 identifier date code y = single digit year (4=2004, 5=2005, etc) drawing not to scale summit part number xx is the sequential number per wafer (i.e. 01 for the first wafer, 02 for the second wafer, 03 for the third wafer, etc.) 96.8% sn, 2.6% ag, 0.6% cu, rohs compliant status tracking code (blank, ms, es, 01, 02,...) (summit use) smr101 e package e = 6 ball ultra csp tm summit part number nnn part number suffix customer specific requirements are contained in the suffix such as hex code, hex code revision, etc. s = 8 lead soic v is the lead-free attribute for the csp (e package), l is for the soic (s package) v the default device ordering number is smr101e-316 and is programmed as described in the dc/ac operating characteristics tables on page 5 and 6 and tested over the commercial temperature range. notice note 1 - this is a preliminary information data sheet that describes a summit product currently in pre-production with limited characterization. summit microelectronics, inc. reserves the right to make changes to the products contained in this publication in order to impr ove design, performance or reliability. summit mi croelectronics, inc. assumes no responsibility for the use of any circuits describ ed herein, conveys no license under any patent or other right, and ma kes no representation that the circuits are free of patent infringement. charts and schedules contained herein reflect repr esentative operating par ameters, and may vary depending upon a user?s specific application. wh ile the information in this publication has been carefully checked, summit microelectronics, inc . shall not be liable for any damages arising as a result of any error or omission. summit microelectronics, inc. does not recomm end the use of any of its products in life support or aviation applications where the failure or malfunction of the product can reasonably be expected to cause any failure of either system or to significantly affe ct their safety or effectiveness. products are not authorized for use in such applications unless summit microelectronics, inc. receive s written assurances, to its satisfaction, that: (a) the risk of in jury or damage has been minimized; (b) the user assumes all su ch risks; and (c) potential liability of summit microelectronics, inc. is adequately protected under the circumstances. revision 2.4 - this document supersedes all previous versions. please check the summit microelectronics inc. web site at http://www.summitmicro.com for data sheet updates. ? copyright 2006 summit micro electronics, inc. programmable power for a digital world? ultra csp tm is a registered name of flipchip international, llc. 6 ball ultra csp tm 8 lead soic part marking ordering information
|
